Abstract-Reducing circuit design cost and eliminating overdesign margin are the two challenges for advancing the Internet of Things (IoT). An RF-dc rectifier and storage capacitors consume 25% or more of the chip area for cost-sensitive powerharvesting-enabled IoT applications. In this paper, we explore a new circuit structure called RF-only logic that permits logic circuits to operate directly from an un-rectified RF source. By eliminating the need for RF-dc rectifier and storage capacitors, RF-only logic helps to reduce cost and design complexity for power-harvesting-enabled applications. The structure and operations of RF-only logic are presented. Its performance, power consumption, and robustness are analyzed through simulation and validated with measurement results. A standard cell library was developed for RF-only logic, and an algorithm was implemented to further improve area efficiency. A ring oscillator and two 4 × 4 multipliers were fabricated in 0.13-µm CMOS as test structures. The ring oscillator was functionally measured with an RF supply voltage down to 100-mVrms at 1 GHz. The multipliers demonstrate performance improvement and overall area overhead of 16% by implementing the power-supply transistor sharing algorithm.
I. INTRODUCTION

L
OW-COST and low-power circuits are the key enablers of the emerging Internet of Things market. Passivelypowered wireless devices, compared to their battery-assisted counterparts, reduce cost and minimize their footprints. By eliminating the battery, it mitigates battery depletion problems and extends device lifetime. A passive wireless device usually scavenges energy from external sources such as radio waves, solar, thermal energy, and kinetic energy. Power harvesting from ambient or directed radio frequency (RF) source using a power rectifier is one of the most popular methods as shown in Fig. 1 . The RF power incident on the device is rectified into a dc voltage using a rectifier. On-chip capacitors store the harvested energy as a reservoir and reduce power level fluctuations during operation. The transistors of a rectifier are usually large to reduce the resistive power loss [1] - [3] . The minimum amount of storage capacitance is defined by the maximum allowed supply voltage variation and the energy budget for duty-cycled operations. These design considerations usually lead to a minimum on-chip storage capacitor in the hundreds of pF range, which takes significant amount of chip area in CMOS technology [4] , [5] . Therefore, the rectifierbased powering solution for passive wireless circuits takes up considerable chip area. Inspecting their chip layouts usually indicates that these functions take up 25% or more of the chip area [6] - [9] .
Therefore, it would be desirable to make the received RF signal useful without the need to perform an RF-to-DC power conversion. If the RF-DC rectifier and the storage capacitors can be eliminated while maintaining reasonable 1549-8328 © 2017 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
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robust operations, it will reduce the design complexity and cost of passive wireless devices. Various approaches of powering the logic circuit directly with ac signals have been proposed and demonstrated. These prior works all targeted at either lowering the circuit power consumption or reducing the circuit area. Adiabatic logic was first proposed to achieve near-zero power dissipation, by ensuring that the potential across the switching devices was kept close to zero. Therefore, almost no energy would be dissipated as heat on the switch while energy stored on the capacitor could be recycled [10] , [11] . It primarily trades power consumption for circuit area. He and Min [12] have implemented all the digital building blocks of a Low Frequency (LF) Radio Frequency Identification (RFID) tag with adiabatic logic, whereas keeping a rectifier-based dc power supply for the remaining analog blocks. Mok and Chan [13] proposed a High Frequency (HF) RFID tag that was fully implemented with adiabatic logic to reduce the chip area and power consumption by directly powering the logics with the RF carrier. The intrinsic area overhead of adiabatic logic offsets the potential area saving obtained by eliminating the rectifier in both of these works. Wenck [14] proposed to power the conventional CMOS digital circuits using the fullwave rectified ac signal without storage capacitor, while its frequency had to be orders of magnitude lower than the supported data rate. For each ac cycle, the load circuit must be powered on, perform computation, and turn off sequentially. In addition, dynamic memory cells were implemented to preserve states between power supply cycles. Substantial chip area was dedicated to power level detection and the data retention memory. Briole et al. [15] proposed and implemented a dualphase AC-powered logic circuit. Each logic gate consisted of two identical conventional CMOS gates that powered with opposite phase AC signals. However, the doubling of transistor counts and the overhead of transmission gates did not lead to area saving.
In [16] , we present a rectifier-free UHF Gen-2 compatible RFID tag design using a circuit structure called RF-only logic. RF-only logic enables digital logic operation in power harvesting scenario without the need to perform an RF-to-DC power conversion. The design in [16] shows area saving comparing to state-of-the-art RFID designs. It reduces chip cost and design complexity for power harvesting devices by eliminating the need for RF-DC rectifier and storage capacitors. However, the characteristics of RF-only logic was not analyzed in [16] . In this paper, we present a thorough analysis of the RF-only logic with its functionality proven through measured silicon results. We focus on circuit and gate level analysis and design methodology of RF-only logic in this paper rather than system design considerations and applications. Therefore, matching networks and system level power comparison are not included in this paper. This paper is organized as follows: Section II introduces the structure and operations of the RF-only logic. The propagation delay, power consumption, and robustness of RF-only logic are presented in Section III, IV, and V, respectively. Section VI discusses the design methodology for RF-only logic. Two test designs are presented in Section VII, followed by conclusion in Section VIII. The circuit simulations and silicon implementation presented in the following sections are based on a 0.13μm CMOS technology.
II. STRUCTURE AND OPERATION
The RF-only logic is a dual-rail, AC-powered logic family. There are two types of RF-only logic circuits as shown in Fig. 2 : single phase which utilizes only half of the RF cycle and dual phase which utilizes the full RF cycle [17] . The dualphase circuit features improved noise margin at the expense of doubling the transistor counts. As dual-phase circuits will not present a significant area saving, we focus on the analysis and design of the single-phase RF-only logic in this paper.
The structure of an RF-only logic can be divided into two parts: the logic evaluation part ("Core Logic") and a set of power supply transistors M RF1 and M RF2 , as seen in Fig. 2(a) . The core logic can be implemented in different topologies such as conventional CMOS, transmission gates and SchmittTrigger logic as shown in [17] . The remainder of this work only considers the CMOS-style core logic. Fig. 3 shows the schematic of a single-phase RF-only inverter with conventional CMOS as core logic. We use this inverter as the example for rest of the analysis and assume the input voltage is either of the binary levels. The power supply transistors supply current to the core logic when the RF supply permits the circuit to operate, and they limit the leakage current when the supply cannot power the circuit. The output capacitance C s represents the sum of the parasitic capacitance at the output node.
It stores the charges on the output node to retain the voltage level when the power supply transistors are off.
Dedicated dc biasing voltage is needed to bias the body terminals of the MOS devices to prevent leakage current due to forward biased P-N junctions. The p+ substrate is biased to the negative RF amplitude −A RF . Therefore, the negative terminal of the output capacitance C s in the figure is biased at −A RF .
We present the theoretical analysis of RF-only logic operations and ignore the sub-threshold region. It leads to the derivation of first-order trackable expressions for better design insights. There are two operating phases based on the operating regions of the power supply transistors. The evaluation phase is defined as when V RF+ −V RF− > V t , where V t is the transistor threshold voltage. During the evaluation phase, M RF1 and M RF2 are both subject to V gs higher than V t , allowing them to supply current to the logic circuit while the transistor channels are in weak to strong inversion. The storage phase establishes when V RF+ − V RF− <V t . During the storage phase, the channel of the power supply transistors are biased to accumulation by the RF supply signals. Therefore, the power supply transistors block leakage current from output capacitor C s and the logic circuit retains the output voltage level. The length of evaluation phase T on is defined as
where f RF and A RF are the frequency and amplitude of the RF signal, respectively. The RF supply signals V RF+ and V RF− are defined as
and
A. Steady-State Operation
We start with the analysis of steady-state operation when no logic transition takes place. Fig. 4 shows the operation and equivalent circuit of an RF-only inverter when logic low is applied to the input.
During the storage phase, the power supply transistors M RF1 and M RF2 are turned off. Charges are held on the output capacitance C s to retain the logic level. The output voltage stays constant during the storage phase if we ignore the leakage current. Fig. 5 plots the simulated waveform of the RF-only inverter in steady-state. We define the high and low output levels of RF-only logic V OH and V OL as the corresponding output voltages in the storage phase, which also equal to the output voltage at the end of evaluation phase. We assume the transistors are sized to achieve a balanced driving strength so that V OH = −V OL .
During the evaluation phase, M RF1 and M 1 are turned on and can be modeled as average "on" resistors R RF1 and R 1 as presented in [18] Equation (5.17) . The equivalent circuit is shown in Fig 4(a) . It is equivalent to a track-and-hold circuit. The output voltage V out tracks the RF supply signal V RF+ with a phase delay defined by the time constant τ = (R 1 + R RF1 )C s . Applying phasor analysis on the equivalent circuit and considering the initial condition of V out (0) = V OH , the output voltage V out as a function of time can be derived as
where phase delay θ = −arctan (ωτ ). Since the "on" resistances of M RF1 and M 1 vary with the RF amplitude, θ also changes with the RF amplitude. Equation (4) indicates that the steady-state transient response of the output voltage consists of two parts: a decaying initial response defined by the initial condition, and a magnitude-attenuated and phase-shifted version of the RF signal V RF+ . At the end of the evaluation phase, assuming V out settles to V OH yields
Equation (5) To capture more trackable expressions of V out and V OH , let us consider two typical operating scenarios defined by the RF cycle time and the time constant τ . Note that the RF-only logic operates in the large signal domain in which the transistors exhibit considerable non-linearity; therefore, the first-order analysis here is intended only to gain design insights.
1) T R F τ :
The decaying initial transient response can be ignored and the phase shift θ ≈ −arctan(0) = 0. Thus, the output voltage V out in Equation (4) can be simplified as
Considering the evaluation length definition in Equation (1), the high output level V OH can also be simplified from Equation (5) as
The output voltage tracks the RF source with zero phase shift and zero amplitude attenuation. The output logic level V OH reaches its minimum of half the turn-on voltage V t . The output node exhibits large voltage ripples during the evaluation phase, which leads to excessive static power consumption and reduced noise margin.
2) T R F τ :
The phase shift θ approaches π/2. Under these conditions, we have
The output voltage and V OH can be simplified as
where α is the evaluation angle defined as
The steady-state logic level V OH is almost equal to A RF ; therefore, the voltage ripple during evaluation phase is minimized.
From the simulation of a minimum sized RF-only inverter, The output logic level V OH as a function of both the RF amplitude and frequency were explored for the operating region in between the two extreme cases. Fig. 6 shows the results with V OH normalized to the RF amplitude A RF . For a constant RF frequency, V OH is linearly proportional to RF amplitude A RF . As RF frequency increases, this proportional coefficient increases due to the decreased T RF /τ .
B. Dynamic Operation
Dynamic operation analysis addresses the operating characteristics in the presence of logic transitions. The dynamic operation of an RF-only inverter features different behavior in the two operating scenarios as we defined in the steady-state operation analysis. Fig. 7 shows the equivalent circuit during a high-to-low logic transition.
1) T R F τ :
A logic transition can complete within one RF cycle as shown in fig. 8 , and the output capacitance C s is charged up directly by the supply current through the equivalent resistors R RF1 and R 1 .
2) T R F τ : A logic transition takes multiple consecutive RF cycles to finish as shown in fig. 9 . In the evaluation phases, the output capacitance C s is charged directly by the supply current through the equivalent resistors R RF1 and R 1 . In the storage phases, the charges on C s are retained.
III. PROPAGATION DELAY
The propagation delay of an inverter is defined as the time it takes for the output voltage to reach half of the full swing. 7 shows the equivalent circuit of an RF-only inverter during a high-to-low logic transition. Transistors M RF1 and M 1 are modeled as average "on" resistors in series, through which the load capacitance C s is charged. The load capacitance analysis of RF-only logic is identical to the classic CMOS circuit [18] . For a first-order approximation, the equivalent circuit during logic operation is a first-order RC network excited by a voltage step, and the propagation delay is proportional to the RC time constant. This is similar to the conventional CMOS logic with only one difference: logic evaluation only occurs in evaluation phase and ceases in storage phase. It has two consequences. First, the storage phases introduce additional propagation delay time. For the same power supply level, the propagation delay of an RF-only gate is longer than its classic CMOS counterpart. Second, the propagation delay of a single RF-only gate is not constant. It varies with the phase relationship between the input transition and the RF supply. For example, if the input transition happens towards the end of the evaluation phase, one more storage phase of delay time may be added to the propagation delay. The maximum variation of single gate delay is the length of a storage phase. Thus for a digital design using RF-only logic, additional timing margin needs to be added during logic synthesis to compensate for this potential delay.
A ring oscillator consisting of 61 stages minimum sized RF-only inverter is simulated to explore how the propagation delay of RF-only logic varies with RF amplitude and frequency. The ring oscillator was chosen instead of a single gate to minimize the delay variation due to the phase relation. A 61-stage ring oscillator consisting of the same sized classic CMOS inverters was also simulated for comparison. Fig. 10 shows the simulated oscillation periods in logarithmic scale as a function of the RF amplitude for both designs. The supply voltages were set to the same root-meansquare (rms) values for fair comparison ( A RF = VDD/ √ 2). Two observations can be drawn from the results:
• The propagation delay of RF-only logic versus supply level features the same trend as the classic CMOS. The delay is relatively insensitive to supply variations for high power level. However, it decreases in logarithmic relation with the power supply when the power level decreases below 0.4V as the transistors operate in the sub-threshold region.
• For the same rms voltage level, the RF-only logic based ring oscillator runs slower in the super-threshold region and faster in the sub-threshold region compared to its CMOS counterpart. This is a mixed result of supply level sensitivity and delay penalty due to storage phase. For the same rms voltage level, the peak-to-peak overdrive voltage across RF-only transistors is higher than classic CMOS gate transistors which are powered by a dc supply. In the super-threshold region where the delay is insensitive to power supply variation, the delay penalty due to storage phase dominates. Therefore, RF-only logic based ring oscillator runs slower. Whereas in the sub-threshold region, the propagation delay has an exponential relation with the power level, thus the RF-only logic based ring oscillator powered by a higher overdrive voltage runs faster. The impact of RF frequency on propagation delay is explored by simulating the ring oscillator for different RF frequencies. The results are plotted in Fig. 11 . From simulation, we observed that the gate delay is insensitive to RF frequency and slightly decreases as the frequency increases.
IV. POWER CONSUMPTION
The power consumption of a conventional CMOS circuit consists of dynamic and static consumption [18] .
Dynamic power consumption results from the charging and discharging of output capacitors while the input switches and static power consumption is defined as the power dissipated in the absence of switching activity. Similarly, the main power consumption of RF-only logic circuits consists of the following two parts:
• Dynamic power dissipation of charging the output capacitors • Static power consumption of RF feedthrough in evaluation phase Compared to conventional CMOS circuit, the RF-only logic circuits dissipate more static power due to the RF feedthrough on the output nodes. While the dynamic power consumption is not a function of (T RF /τ ), static power consumption increases as (T RF /τ ) decreases.
A. Dynamic Power: Charging Output Capacitor
For a conventional CMOS inverter with high-to-low input transition, the output capacitor C s is charged to logic high. Half of the energy drawn from power supply is dissipated on the PMOS transistor and the other half energy is stored on the output capacitor, which will be dissipated on the NMOS transistor during the next low-to-high input transition.
Considering the negative terminal of output capacitor C s is biased at −A RF and assuming V OH = −V OL , the dynamic power consumption of an RF-only inverter is equivalent to the dynamic power dissipation of a conventional CMOS inverter with a power supply of 2V OH . If the gate is switched on and off f s times per second, the power consumption is given by
The dynamic energy consumption increases quadratically with V OH . The dynamic power consumption of a minimum sized RF-only inverter driven by a 1MHz clock is simulated, and is plotted versus supply voltage in Fig. 12 . The simulated dynamic power of a CMOS inverter with the same size is also plotted for comparison. Observe that the dynamic power of the two inverters features the same trend versus supply voltage. For the same rms supply voltage, V OH is usually higher than the dc power supply voltage. Therefore, the RF-only inverter consumes more power than the CMOS inverter at the same supply voltage. 
B. Static Power: RF Feedthrough
Not like the classic CMOS circuits, the RF-only logic circuits dissipate more static power due to the persistent voltage ripples on the output node. As discussed in the analysis of steady-state operation, the output voltage ripple is a magnitude-attenuated, phase-delayed version of the RF input signal during the evaluation phase.
The simulated static power consumption of a minimum sized RF-only inverter as a function of the supply level is shown in Fig. 13 . The static power consumption follows a quadratic relationship with the RF amplitude. By comparing the power number at the same supply voltage, it is evident the static power dissipation is the dominant factor. Fig. 14 shows the direct comparison between dynamic and static power consumption for the same RF-only inverter. The dynamic power is insensitive to RF frequency, whereas the static power linearly increases with the RF frequency at a rate of 150nW/Decade. To achieve a comparable overall power consumption with the conventional CMOS logic, the RF-only logic should operate at sub-threshold region where the static and dynamic power consumption are approximately equal.
V. ROBUSTNESS
The robustness of RF-only logic is investigated mainly through the analysis of noise margin of an RF-only inverter and how the noise margin is impacted by the RF amplitude and frequency. Furthermore, the operating ranges of RF amplitude and frequency are identified based on the worst-case Static Noise Margin (SNM).
A. Noise Margin Analysis
Due to the voltage ripples on the output nodes, the noise margin of RF-only logic is smaller compared to conventional CMOS logic at the same power supply. Furthermore, it is not intuitive to derive an analytical expression for RF-only logic's noise margin, since the voltage transfer function is not strictly monotonic due to the voltage ripples. Instead, we leverage the worst-case SNM which is defined by cross-coupled inverters with a series noise source that emulates an infinite inverter chain. The worst-case SNM is determined from simulation to evaluate circuit robustness and study how it varies with the design parameters. Circuit simulation based on the graphical technique of "mirror and maximum square method" [19] , [20] is adopted.
The simulated worst-case SNM of minimum sized crosscoupled RF-only inverters as a function of RF frequency is plotted in Fig. 15 . The inverter is powered by a 0.5V RF signal. As the RF frequency increases, the magnitude of output logic level V OH increases as analyzed in Section II, leading to a larger SNM.
The simulated worst-case SNM and the SNM normalized to the RF amplitude of an RF-only inverter are plotted in Fig. 16 . It is observed that as RF amplitude decreases, the SNM deteriorates due to reduced output swing. Moreover, inspecting the normalized SNM provides the following insights:
• In the super-threshold region, as A RF decreases, the normalized SNM increases. Two mechanisms are involved. First, the normalized effective swing V OH /A RF increases as A RF decreases, as discussed in Section II. Second, the gain of the RF-only inverter in transition region increases as amplitude reduces, resulting in a larger normalized SNM.
• In the sub-threshold region, the normalized SNM decreases as A RF decreases. This is a result of deterioration of the gate characteristic when the transition region gain approaches unity. Overall, one would operate the RF-only logic with moderate RF amplitude and high RF frequency for robustness considerations.
B. Constraints for RF Supply
The single-phase RF-only logic circuits can operate over a wide range of RF amplitudes and frequencies. In this section, the operating range constraints of the RF source are discussed. 
1) Constraints for RF Amplitude:
The fundamental limit for supply voltage reduction in digital circuits is the excessive degradation of the transistor on-to-off current ratio as supply level decreases. A general metric to evaluate the potential limits to the voltage scaling for conventional CMOS logic is the transition region gain. A fundamental constraint to voltage scaling is when the maximum gain approaches one [18] . This metric assumes a nominal operating condition, and not taking into account the process variation. To incorporate process variation, a modeling method based on worst-case SNM and Monte-Carlo simulation is adopted [21] . At each RF amplitude, a worst-case SNM distribution is obtained from Monte-Carlo simulation that captures process variation. Therefore, the probability of a failure corresponds to the area of SNM < 0. This approach yields the failure probability P 2 for a cross-coupled inverter as a function of RF amplitude. To apply this result to a design with N gates, the acceptable failure rate is approximately given by
where Y is the desired yield. Setting P 2 = P N and specifying the desired yield, the estimated minimum RF amplitude can be determined as a function of N. Monte-Carlo simulation of 2000 points were conducted, and the results are plotted in Fig. 17 for yields of 80% and 90%. From a design perspective, once the number of gates and desired yield are known to the designer, the minimum RF amplitude can be determined using this approach.
2) Constraints for RF Frequency: The minimum RF frequency f RF m in to operate an RF-only logic is defined by the leakage current during storage phase. As RF frequency decreases, the length of storage phase T off increases, resulting in a reduced output swing due to the leakage current. There are two primary mechanisms for the leakage current:
• Transistor off-state current I off [22] : The drain current when the gate voltage is zero keeps discharging the output capacitor during storage phase. For an advanced process with shorter channel and reduced threshold voltage, this leakage current substantially increases, resulting in a higher f RF_min . • Gate leakage I gate [23] : Gate leakage current due to direct tunneling through the thin gate oxide turns the gate impedance from capacitive to resistive at low frequencies. The gate frequency f gate is defined as the frequency that capacitive and resistive impedance are equal. This phenomenon sets the lower boundary of RF frequency as f RF_min > f gate . For advanced processes, f gate moves into MHz ranges. The degradation of the output voltage due to leakage currents reduce the noise margin of the gates being driven, as detailed in the noise margin analysis. Therefore, we can evaluate the RF frequency's impact on the circuit robustness by monitoring how SNM degrades as RF frequency decreases. We adopt the same simulation method as in noise margin analysis. The simulated worst-case SNM as a function of RF frequency for various RF amplitudes are plotted in Fig. 18 . As RF frequency drops below 1MHz, the SNM is less than 100mV, where process variation starts to dominate the logic failure. As we analyzed earlier, an advanced process pushes this f RF m in operating point higher than 1MHz.
The upper boundary of RF frequency to operate the singlephase RF-only logic is the f T of transistors under the corresponding supply voltage. Fig. 19 shows the fully automated digital design flow for RF-only logic. It is modified from the conventional design flow by adding the power supply transistor insertion step after logic synthesis. The key innovations in digital implementation are the development of the first standard cell library for RF-only logic and incorporating power supply transistor insertion into the traditional design flow.
VI. DESIGN METHODOLOGY
A. Power Supply Transistor Sharing
Prior discussions of RF-only logic assume that each core logic gate is exclusively powered by a pair of power supply transistors, which is called a PST cell. To reduce the area overhead introduced by PST cells, a group of core logic gates can share one PST cell in a way that is similar to the coarse-grained power gating technique. A cluster of core logic gates can share one PST cell without deteriorating their performance if no two gates can charge or discharge simultaneously. Such gates are called mutually exclusive gates [24] . Fig. 20 illustrates the concept of PST sharing. From a system perspective, the power supply transistors form a distributed power rectifying structure, which is custom-designed to meet the local charging pattern and power requirements.
The primary approach of PST sharing is to identify the mutual exclusiveness among all the logic gates in a circuit by analyzing their charging patterns, and then group them into clusters while minimizing the cluster count. Putting this approach into the context of the classic digital design flow, the input to this process is the post-synthesis gate level netlist. The output is a gate level netlist with the PST cells inserted. Subsequent physical design starts with this manipulated gate level netlist.
The PST sharing methodology assumes each logic gate has the same unit delay. The possible switching time slots calculated from this model are used as the criteria for mutual exclusiveness [24] . The switching time for each gate is obtained by analyzing both the structural interconnections and their logic functions. Given the gate level netlist of a circuit, the PST sharing process takes three steps: a) For each gate in the netlist, identify all the possible time slots that it can switch based on the structural interconnection [24] . b) Explore more mutual exclusiveness by taking into consideration the functionality of the gates as a more rigorous criterion [25] . c) Group logic gates into clusters so that each cluster consists of mutually exclusive gates. Insert one PST cell for each cluster. The number of clusters should be minimized. Sharing one PST cell among a cluster of mutually exclusive gates does impact their performance. It improves gate switching speed and reduces voltage ripples on output node thereby improves noise margin. This is a result of the increased parasitic capacitance on the virtual power nets V p and V n . Upon a logic transition, the parasitic capacitor C p or C n stores charge during evaluation phase and keeps charging up the output node during storage phase, thus reducing the propagation delay. The parasitic capacitors along with the equivalent turn-on resistors of transistors also serve as low pass filters to attenuate the output voltage ripples during the evaluation phase.
B. Standard Cell Library
A basic standard cell library for the single-phase RF-only logic was developed in IBM 0.13μ m CMOS technology. It includes three logic gates (INV, NOR2, NAND2), one PST cell, two data-retention flip-flops, several buffers, and filler cells. The standard cell of each logic gate only contains the core logic part, and the PST is implemented as a separate standard cell to facilitate the PST insertion step. The core logic and PST cells were minimum sized to save area. The PMOS/NMOS width ratio was optimized to achieve a balanced driving strength for both pull up and pull down networks. Several progressively sized buffers were also developed for driving large load. Large driving strength was achieved by sizing up the core logic and PST cell at the same scale. Diminishing return of performance by only sizing up the PST cell or the core logic was avoided. Standard cell characterization was performed in Cadence Virtuoso using custom designed test bench and ocean scripts. The resulting timing information was used in the logic synthesis and physical design.
Since standard cell of each logic gate only contains the core logic part, the transistor connection is identical to their CMOS counterparts with pin locations being the only difference. Fig. 21 shows the schematic and layout of the RF-only inverter cell. It has two data pins A and Y, two virtual power pins V p and V n , and two global body biasing pins V biasp and V biasn . In contrast, a typical CMOS inverter only has two global power pins VDD and VSS which also used as body biasing for the transistors. The layout of RF-only inverter is shown in Fig. 21(b) . To minimize the potential routing congestion caused by the two extra virtual power pins, two dedicated routing channels were allocated for them. The two global body biasing nets were placed at the top and bottom of standard cell and routed with metal M1, whereas the two virtual power pins were treated as common signal pins by the routing tool.
The two power supply transistors were implemented as a separate standard cell. Fig. 22 shows the schematic and layout of a PST cell. There is no data pin in the PST cell. Instead, it has two global power supply pins V RF+ and V RF− . Its layout was designed in the same height of other logic cells to fit them in the same grid. To minimize the area overhead, the two global power nets V RF+ and V RF− were routed with metal M2 right on top of the body biasing nets. Note that V RF+ and V RF− nets exist in core logic cells as well so that the global nets are connected automatically by abutting the cells.
Cadence Encounter was used for place and route. During placement, PST cells were treated as general logic cells by the tool and placed close to their current consumers, which are the gates that share the same PST cell. Note that the four global nets delivering RF power supply and body biasing are automatically connected by abutting the cells. The virtual power supply nets V p and V n were treated as general signal nets and routed by the tool automatically through the dedicated routing channels.
C. Body Biasing
Dedicated dc biasing voltage is needed to bias the body terminals of the MOS devices to prevent leakage current due to forward biased P-N junctions. A custom-designed peak detector circuit was used to generate the biasing voltages [26] . The peak detector consists of cross-coupled inverters as shown in Fig. 23 . Upon power up, the cross-coupled inverters generate opposite logic levels and thereby set the output of XOR gate to logic high.
VII. TEST DESIGNS
A. Ring Oscillator
A 61-stage RF-only inverter based ring oscillator was designed and fabricated in 0.13μ m CMOS technology to characterize the RF-only logic. The inverter and power supply transistors are minimum sized as shown in Fig. 24 .
The measurement setup is shown in Fig. 25 . A testing board was designed for the measurement of the ring oscillator, and the chip was wire-bonded to the testing board. A Marconi-2024 signal generator was used to generate the RF power signal, which was converted to differential RF signals through a TI ADC-WB-BB balun. Two GGB-35 highimpedance (1.25M shunted by 50fF) active probes were used to monitor the RF input and ring oscillator output signals. Ring oscillator frequency was measured under various RF amplitude and frequency conditions. The measured oscillation frequencies are plotted in Fig. 26 for RF amplitude ranging from 0.2V to 0.5V. As analyzed in Section III, the RF-only logic frequency quadratically increases with the RF amplitude. Moreover, RF-only logic's propagation delay is more sensitive to RF frequency in measurement results compared to the simulation results. The discrepancy between simulation and measurement results stems from the lack of de-embedding structure. The probe pads and testing equipment was not de-embedded from the measurement results.
The minimum functional RF amplitude for the ring oscillator was also measured from 10MHz to 1GHz, and the results are plotted in Fig. 27 . With the 1GHz RF supply, the minimum RF amplitude achieved is 130mV. As the RF frequency decreases, the noise margin of RF-only logic reduces for the same RF level. Therefore, to maintain the same noise margin, the minimum RF level needs to be increased. 
B. Multipliers
Two 4-bit multipliers were implemented in 0.13μ m CMOS technology to study PST sharing's impact on area saving and circuit performance. The PST sharing algorithm was implemented in Python and applied to one of the multipliers, whereas each gate has its own PST cell for the other multiplier. The structure of these two multipliers are identical as shown in Fig. 28 . The multiplier contains a combinational feedback allowing ring oscillation mode operation, which helps to characterize its performance. It requires certain input vector and S<5> is fed back to A<2> (B = (1100) 2 , A = (1101) 2 ).
The gate-level netlist of the multiplier was synthesized based on the standard cell library we developed for RF-only logics. The multiplier circuit consists of 135 logic gates, and 34 PST cells were inserted by applying the algorithm. The layouts of these two implementations are presented in Fig. 29 . A 75% reduction of PST cell count is achieved by sharing the PST cells. The PST cells take 16% of the total circuit area for the PST-sharing-based design, whereas the rectifiers and storage capacitors typically take more than 25% of the chip area.
The multipliers were set to oscillation mode for performance measurement. Their speeds were measured under various RF amplitudes and frequencies. Fig. 30 shows the performance comparison between the two multipliers. As expected from the preceding analysis, PST sharing helps to reduce the gate delay by charge sharing among the mutually exclusive gates. Therefore, the one with PST sharing runs faster than its counterpart under the same RF amplitude and frequency.
VIII. CONCLUSION
An area-efficient logic family that can be directly powered with RF power supply is introduced for power harvesting applications. It eliminates the need for RF-DC power rectification. The propagation delay of RF-only logic is similar to the classic CMOS logic, whereas it consumes more static power particularly at high power level due to the feeding through of RF signal to output nodes. The noise margin of RF-only logic improves as RF frequency increases.
A fully automated digital design flow that compatible with the conventional full synthesis flow has been developed. It incorporates the PST sharing algorithm which further reduce circuit area. Two test designs were implemented on silicon, which prove functionality, working range of RF supply, and effectiveness of PST sharing. RF-only logic provides a reduced cost and design complexity alternative for short range cost sensitive passive radios.
